NXP Semiconductors
P89LPC932A1
8-bit microcontroller with accelerated two-clock 80C51 core
7.22.1 Typical SPI configurations
master
8-BIT SHIFT
REGISTER
SPI CLOCK
GENERATOR
MISO
MOSI
SPICLK
PORT
MISO
MOSI
SPICLK
SS
slave
8-BIT SHIFT
REGISTER
Fig 17. SPI single master single slave configuration
002aaa901
master
8-BIT SHIFT
REGISTER
SPI CLOCK
GENERATOR
MISO
MOSI
SPICLK
SS
MISO
MOSI
SPICLK
SS
slave
8-BIT SHIFT
REGISTER
SPI CLOCK
GENERATOR
002aaa902
Fig 18. SPI dual device configuration, where either can be a master or a slave
P89LPC932A1_3
Product data sheet
Rev. 03 — 12 March 2007
© NXP B.V. 2007. All rights reserved.
36 of 64