PIC16CE624T-04SS View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC16CE624T-04SS Datasheet PDF : 113 Pages
| |||
PIC16CE62X
TABLE 10-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS
Condition
Program
Counter
STATUS
Register
PCON
Register
Power-on Reset
000h
0001 1xxx
---- --0x
MCLR reset during normal operation
000h
000u uuuu
---- --uu
MCLR reset during SLEEP
000h
0001 0uuu
---- --uu
WDT reset
000h
0000 uuuu
---- --uu
WDT Wake-up
PC + 1
uuu0 0uuu
---- --uu
Brown-out Reset
Interrupt Wake-up from SLEEP
000h
PC + 1(1)
000x xuuu
uuu1 0uuu
---- --u0
---- --uu
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’.
Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set and the PC is loaded with the interrupt vector
(0004h) after execution of PC+1.
TABLE 10-6: INITIALIZATION CONDITION FOR REGISTERS
Register
Address
Power-on Reset
• MCLR Reset during
normal operation
• MCLR Reset during
SLEEP
• WDT Reset
• Brown-out Reset (1)
• Wake-up from SLEEP
through interrupt
• Wake-up from SLEEP
through WDT time-out
W
-
xxxx xxxx
uuuu uuuu
uuuu uuuu
INDF
00h
-
-
-
TMR0
01h
xxxx xxxx
uuuu uuuu
uuuu uuuu
PCL
02h
0000 0000
0000 0000
PC + 1(3)
STATUS
03h
0001 1xxx
000q quuu(4)
uuuq quuu(4)
FSR
04h
xxxx xxxx
uuuu uuuu
uuuu uuuu
PORTA
05h
---x xxxx
---u uuuu
---u uuuu
PORTB
06h
xxxx xxxx
uuuu uuuu
uuuu uuuu
CMCON
1Fh
00-- 0000
00-- 0000
uu-- uuuu
PCLATH
0Ah
---0 0000
---0 0000
---u uuuu
INTCON
0Bh
0000 000x
0000 000u
uuuu uqqq(2)
PIR1
0Ch
-0-- ----
-0-- ----
-q-- ----(2,5)
OPTION
81h
1111 1111
1111 1111
uuuu uuuu
TRISA
85h
---1 1111
---1 1111
---u uuuu
TRISB
86h
1111 1111
1111 1111
uuuu uuuu
PIE1
8Ch
-0-- ----
-0-- ----
-u-- ----
PCON
8Eh
---- --0x
---- --uq(1,6)
---- --uu
EEINTF
90h
---- -111
---- -111
---- -111
VRCON
9Fh
000- 0000
000- 0000
uuu- uuuu
Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as ‘0’,q = value depends on condition.
Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.
2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
4: See Table 10-5 for reset value for specific condition.
5: If wake-up was due to comparator input changing , then bit 6 = 1. All other interrupts generating a wake-up will cause
bit 6 = u.
6: If reset was due to brown-out, then PCON bit 0 = 0. All other resets will cause bit 0 = u.
DS40182C-page 56
© 1999 Microchip Technology Inc.
Share Link: 