PIC16F1828T-I/SL View Datasheet(PDF) - Microchip Technology
Part Name
Description
Manufacturer
PIC16F1828T-I/SL
Microchip Technology
PIC16F1828T-I/SL Datasheet PDF : 419 Pages
| |||
PIC16(L)F1824/1828
REGISTER 23-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER
R/W-x/u
R/W-x/u
R/W-x/u
U-0
MDCLODIS MDCLPOL MDCLSYNC
—
bit 7
R/W-x/u
R/W-x/u
R/W-x/u
MDCL<3:0>
R/W-x/u
bit 0
Legend:
R = Readable bit
u = Bit is unchanged
‘1’ = Bit is set
W = Writable bit
x = Bit is unknown
‘0’ = Bit is cleared
U = Unimplemented bit, read as ‘0’
-n/n = Value at POR and BOR/Value at all other Resets
bit 7
bit 6
bit 5
bit 4
bit 3-0
MDCLODIS: Modulator Low Carrier Output Disable bit
1 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register)
is disabled
0 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register)
is enabled
MDCLPOL: Modulator Low Carrier Polarity Select bit
1 = Selected low carrier signal is inverted
0 = Selected low carrier signal is not inverted
MDCLSYNC: Modulator Low Carrier Synchronization Enable bit
1 = Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high
time carrier
0 = Modulator output is not synchronized to the low time carrier signal(1)
Unimplemented: Read as ‘0’
MDCL<3:0> Modulator Data High Carrier Selection bits (1)
1111 = Reserved. No channel connected.
•
•
•
1000 = Reserved. No channel connected.
0111 = CCP4 output (PWM Output mode only)
0110 = CCP3 output (PWM Output mode only)
0101 = CCP2 output (PWM Output mode only)
0100 = CCP1 output (PWM Output mode only)
0011 = Reference clock module signal
0010 = MDCIN2 port pin
0001 = MDCIN1 port pin
0000 = VSS
Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.
TABLE 23-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Register
on Page
MDCARH MDCHODIS MDCHPOL MDCHSYNC
—
MDCH<3:0>
212
MDCARL MDCLODIS MDCLPOL MDCLSYNC
—
MDCL<3:0>
213
MDCON
MDEN
MDOE
MDSLR MDOPOL MDOUT
—
—
MDBIT
210
MDSRC MDMSODIS
—
—
—
MDMS<3:0>
211
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used in the Data Signal Modulator mode.
2010 Microchip Technology Inc.
Preliminary
DS41419B-page 213
Share Link: 