PIC18LF2431-I/ML View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

PIC18LF2431-I/ML

28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D

Microchip Technology 

PIC18F2331/2431/4331/4431

TABLE 26-16: I2C™ BUS DATA REQUIREMENTS (SLAVE MODE)

Param.

No.

Symbol

Characteristic

Min

Max Units

Conditions

100

THIGH

Clock High Time

100 kHz mode

4.0

—

s PIC18FXX31 must operate at

a minimum of 1.5 MHz

400 kHz mode

0.6

—

s PIC18FXX31 must operate at

a minimum of 10 MHz

SSP module

1.5 TCY

—

101

TLOW

Clock Low Time

100 kHz mode

4.7

—

s PIC18FXX31 must operate at

a minimum of 1.5 MHz

400 kHz mode

1.3

—

s PIC18FXX31 must operate at

a minimum of 10 MHz

SSP Module

1.5 TCY

—

102 TR

SDA and SCL Rise

Time

100 kHz mode

400 kHz mode

—

20 + 0.1 CB

1000

300

ns

ns CB is specified to be from

10 to 400 pF

103 TF

SDA and SCL Fall

Time

100 kHz mode

400 kHz mode

—

300

20 + 0.1 CB 300

ns

ns CB is specified to be from

10 to 400 pF

90

TSU:STA Start Condition Setup 100 kHz mode

Time

400 kHz mode

4.7

—

s Only relevant for Repeated

0.6

—

s Start condition

91

THD:STA Start Condition Hold 100 kHz mode

Time

400 kHz mode

4.0

—

s After this period, the first clock

0.6

—

s pulse is generated

106

THD:DAT Data Input Hold Time 100 kHz mode

0

—

ns

400 kHz mode

0

0.9

s

107

TSU:DAT Data Input Setup

Time

100 kHz mode

400 kHz mode

250

—

ns (Note 2)

100

—

ns

92

TSU:STO Stop Condition Setup 100 kHz mode

Time

400 kHz mode

4.7

—

s

0.6

—

s

109

TAA

Output Valid From

Clock

100 kHz mode

400 kHz mode

—

3500

ns (Note 1)

—

—

ns

110

TBUF

Bus Free Time

100 kHz mode

400 kHz mode

4.7

—

s Time the bus must be free

1.3

—

s before a new transmission can

start

D102 CB

Bus Capacitive Loading

—

400

pF

Note 1:

2:

As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns)

of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement, TSU:DAT  250 ns,

must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If

such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line,.

TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification), before the SCL line

is released.

DS39616D-page 358

 2010 Microchip Technology Inc.

Share Link: