ST10R272 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST10R272

16-BIT LOW VOLTAGE ROMLESS MCU WITH MAC

STMicroelectronics 

ST10R272L - SERIAL CHANNELS

T5EUD

CPUClock 2n n=2...9

T5IN

CAPIN

T5

Mode

U/D

GPT2 Timer T5

Clear

Capture

GPT2 CAPREL

Interrupt

Request

Interrupt

Request

T6IN

CPUClock 2n n=2...9

T6EUD

T6

Mode

Reload

GPT2 Timer T6

U/D

Toggle FF

T60TL

Interrupt

Request

T6OUT

Figure 9 GPT2 block diagram

11 SERIAL CHANNELS

Serial communication with other microcontrollers, processors, terminals or external peripheral

components is provided by two serial interfaces with different functionality, an Asynchronous/

Synchronous Serial Channel (ASC0) and a Synchronous Serial Port (SSP).

ASC0

A dedicated baud rate generator sets up standard baud rates without oscillator tuning. 3

separate interrupt vectors are provided for transmission, reception, and erroneous reception.

In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start

bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism

to distinguish address from data bytes has been included (8-bit data + wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift

clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back

option is available for testing purposes.

A number of optional hardware error detection capabilities have been included to increase the

reliability of data transfers. A parity bit can be generated automatically on transmission, or

checked on reception. Framing error detection recognizes data frames with missing stop bits.

An overrun error is generated if the last character received was not read out of the receive

buffer register at the time the reception of a new character is complete.The table below lists

30/77

1

Share Link: