STLC5412 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
STLC5412 Datasheet PDF : 74 Pages
| |||
bit returns to 1; the two bits positions are identical
and allow direct compatibility between UIDs set in
auto-mode (repeter).
Note: the febx bits in TXM56 register are not the
only way to force febe = 0 to the line.
First, the febx action is controlled by RFS bit in
CR6 register.
Second, the nebe = 0 (local crc cmputing result)
forces also febe = 0 to the line and this action is
controlled by LFS bit in CR6 register.
Third, TFB0 = 0 in CR6 register forces permanen-
tely febe = 0 to the line.
Receive M5 and M6 overhead bits Register
(RXM56) (read only)
After reset: 1FH
-
-
- m51r m61r m52r febr nebr
When the line is fully activated (super frame syn-
chronized), STLC5412 extracts the overhead bits.
When one of the received spare bits m51, m61,
m52 is validated following the criterias selected in
the Configuration Register OPR. The RXM56 reg-
ister content is queued in the interrupt register
stack, if no mask overhead bits is set (see MOB
bit in CR4 register). If the FIE bit in OPR register
is set high, the RXM56 register content is queued
in the interrupt register stack each time the febe
bit is received equal zero with bit feb equal 0.
The CRC received from the far-end is compared
at the end of the superframe with the CRC calcu-
lated by the UID during that superframe. If an er-
ror is detected, the febe bit in the transmit direc-
tion is forced equal zero in the next superframe. If
the CIE bit in the OPR register is set high, the
RXM56 register is queued in the interrupt register
stack at each CRC error detected with bit neb
equal zero. It is always possible to read this regis-
ter by writing RXM56 bit = 1 in RXOH register.
Activation control register (TXACT)
After reset: 0FH
-
-
-
- C4 C3 C2 C1
This register is constituted of four bits: (C1, C2,
C3, C4). In GCI mode, this register is normaly ad-
dressed by means of the C/I channel, but it is
possible to address it by means of the MONITOR
channel (see CID bit in CR2 register).
Activation indication register (RXACT)
(read only)
After reset: 0FH
-
-
-
- C4r C3r C2r C1r
STLC5412
This Register is constituted of four bits: (C1r, C2r,
C3r, C4r). At each activation status change,
RXACT is queued in the interrupt register stack.
In GCI mode, the C1-C4 bits are directly sent on
the C/I channel or monitor channel depending on
the CID bit in CR2 register. Activation Indication
instructions are coded on 4 bits according to acti-
vation control description. It is always possible to
read this register by writting RXACT bit = 1 in
RXOH register.
Block Error Counter 1 (BEC1)
(read only)
After reset: 00H
ec7 ec6 ec5 ec4 ec3 ec2 ec1 ec0
This Register indicates the binary value of the
Block Error up-counter 1. Error are counted ac-
cording to C2E bit setting in register OPR (nebe +
febe or nebe only). When counter one reachs the
threshold ECT1, BEC1 register is queued in the
interrupt stack. BEC1 is reset to zero when it is
read.
Block Error Counter 2 (BEC2)
(read only)
After reset: 00H
ec7 ec6 ec5 ec4 ec3 ec2 ec1 ec0
This Register indicates the binary value of the
Block Error up-counter 2. Febe errors are always
counted. According to C2E bit setting in register
OPR, when counter one reachs the threshold
ECT2, BEC2 register is queued in the interrupt
stack. BEC2 is reset to zero when it is read.
Threshold Block Error Counter 1 register
(ECT1)
After reset: FFH
ect17 ect16 ect15 ect14 ect13 ect12 ect11
It is possible to load in this register the binary
value of a threshold for the Block Error counter
1.When Block error counter reachs this value, an
Interrupt relative to BEC1 register is loaded in the
interrupt stack. This can be used as an early
alarm in case of degraded transmission.
Threshold Block Error Counter 2 register
(ECT2)
After reset: FFH
ect27 ect26 ect25 ect24 ect23 ect22 ect21
It is possible to load in this register the binary
value of a threshold for the Block Error counter 2.
49/74
Share Link: 