DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ST7PLITE39F2U6TR View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
ST7PLITE39F2U6TR Datasheet PDF : 173 Pages
First Prev 131 132 133 134 135 136 137 138 139 140 Next Last
ST7LITE3xF2
13.3.2 Operating Conditions with Low Voltage Detector (LVD)
TA = -40 to 125°C, unless otherwise specified
Symbol
Parameter
Conditions
Min
VIT+(LVD)
Reset release threshold
(VDD rise)
High Threshold, TA=-40 to +85°C 3.60
High Threshold, TA=-40 to +125°C 3.60
Med. Threshold
3.05
Low Threshold
2.45
VIT-(LVD)
Reset generation threshold
(VDD fall)
Vhys
VtPOR
tg(VDD)
IDD(LVD)
LVD voltage threshold hysteresis
VDD rise time rate 1)2)
Filtered glitch delay on VDD
LVD/AVD current consumption
High Threshold
Med. Threshold
Low Threshold
VIT+(LVD)-VIT-(LVD)
Not detected by the LVD
3.40
2.90
2.40
20
Typ
4.15
4.15
3.45
2.85
3.95
3.30
2.70
200
220
Max
4.60
4.65
3.90
3.20
4.35
3.70
3.00
100000
150
Unit
V
mV
µs/V
ns
µA
Notes:
1. Not tested in production. The VDD rise time rate condition is needed to insure a correct device power-on and LVD reset.
When the VDD slope is outside these values, the LVD may not ensure a proper reset of the MCU.
2. Use of LVD with capacitive power supply: with this type of power supply, if power cuts occur in the application, it is rec-
ommended to pull VDD down to 0V to ensure optimum restart conditions. Refer to circuit example in Figure 98 on
page 154.
13.3.3 Auxiliary Voltage Detector (AVD) Thresholds,
TA = -40 to 125°C, unless otherwise specified
Symbol
Parameter
Conditions
Min Typ Max Unit
High Threshold, TA=-40 to +85°C 3.90 4.45 4.85
VIT+(AVD)
1=>0 AVDF flag toggle threshold
(VDD rise)
High Threshold, TA=-40 to +125°C
Med. Threshold
3.90
3.45
4.45
3.90
4.90
4.30
Low Threshold
2.90 3.30 3.65
V
High Threshold, TA=-40 to +85°C 3.85 4.40 4.80
VIT-(AVD)
0=>1 AVDF flag toggle threshold High Threshold, TA=-40 to +125°C
(VDD fall)
Med. Threshold
3.80
3.35
4.40 4.80
3.85 4.20
Low Threshold
2.75 3.15 3.50
Vhys
AVD voltage threshold hystere-
sis
VIT+(AVD)-VIT-(AVD)
150
mV
VIT-
Voltage drop between AVD flag
set and LVD reset activation
VDD fall
0.45
V
13.3.4 Internal RC Oscillator and PLL
The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by option byte).
Symbol
Parameter
Conditions
Min Typ Max Unit
VDD(RC) Internal RC Oscillator operating voltage Refer to operating range 2.7
VDD(x4PLL) x4 PLL operating voltage
of VDD with TA, section
13.3.1 on page 133
2.7
5.5
3.6
V
VDD(x8PLL) x8 PLL operating voltage
3.3
5.5
139/173

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]