AT90PWM2(2005) View Datasheet(PDF) - Atmel Corporation

Part Name

Description

Manufacturer

AT90PWM2
(Rev.:2005)

8-bit Microcontroller with 8K Bytes In-System Programmable Flash

Atmel Corporation 

PLL Control and Status

Register – PLLCSR

4317B–AVR–02/05

AT90PWM2/3

The PLL is locked on the RC Oscillator and adjusting the RC Oscillator via OSCCAL

Register will adjust the fast peripheral clock at the same time. However, even if the pos-

sibly divided RC Oscillator is taken to a higher frequency than 1 MHz, the fast peripheral

clock frequency saturates at 70 MHz (worst case) and remains oscillating at the maxi-

mum frequency. It should be noted that the PLL in this case is not locked any more with

the RC Oscillator clock.

Therefore it is recommended not to take the OSCCAL adjustments to a higher fre-

quency than 1 MHz in order to keep the PLL in the correct operating range. The internal

PLL is enabled only when the PLLE bit in the register PLLCSR is set. The bit PLOCK

from the register PLLCSR is set when PLL is locked.

Both internal 1 MHz RC Oscillator and PLL are switched off in Power-down and Standby

sleep modes.

Figure 15. PCK Clocking System

OSCCAL

PLLE

PLLF

Lock

Detector

PLOCK

RC OSCILLATOR 8 MHz

DIVIDE

PLL

BY 8

64x

XTAL1

XTAL2

OSCILLATORS

DIVIDE

BY 2

DIVIDE

BY 4

CLK PLL

CK SOURCE

Bit

7

6

5

4

3

2

1

0

$29 ($29)

–

–

–

–

–

PLLF PLLE PLOCK PLLCSR

Read/Write

R

R

R

R

R

R/W

R/W

R

Initial Value

0

0

0

0

0

0

0/1

0

• Bit 7..3 – Res: Reserved Bits

These bits are reserved bits in the AT90PWM2/3 and always read as zero.

• Bit 2 – PLLF: PLL Factor

The PLLF bit is used to select the division factor of the PLL.

If PLLF is set, the PLL output is 64Mhz.

If PLLF is clear, the PLL output is 32Mhz.

• Bit 1 – PLLE: PLL Enable

When the PLLE is set, the PLL is started and if not yet started the internal RC Oscillator

is started as PLL reference clock. If PLL is selected as a system clock source the value

for this bit is always 1.

• Bit 0 – PLOCK: PLL Lock Detector

When the PLOCK bit is set, the PLL is locked to the reference clock, and it is safe to

enable CLKPLL for PSC. After the PLL is enabled, it takes about 100 ms for the PLL to

lock.

35

Share Link: