AT90PWM2(2005) View Datasheet(PDF) - Atmel Corporation

Part Name

Description

Manufacturer

AT90PWM2
(Rev.:2005)

8-bit Microcontroller with 8K Bytes In-System Programmable Flash

Atmel Corporation 

Idle Mode

ADC Noise Reduction

Mode

Power-down Mode

Standby Mode

When the SM2..0 bits are written to 000, the SLEEP instruction makes the MCU enter

Idle mode, stopping the CPU but allowing SPI, USART, Analog Comparator, ADC,

Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep

mode basically halt clkCPU and clkFLASH, while allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as

internal ones like the Timer Overflow and USART Transmit Complete interrupts. If

wake-up from the Analog Comparator interrupt is not required, the Analog Comparator

can be powered down by setting the ACD bit in the Analog Comparator Control and Sta-

tus Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is

enabled, a conversion starts automatically when this mode is entered.

When the SM2..0 bits are written to 001, the SLEEP instruction makes the MCU enter

ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the External

Interrupts, Timer/Counter (if their clock source is external - T0 or T1) and the Watchdog

to continue operating (if enabled). This sleep mode basically halts clkI/O, clkCPU, and

clkFLASH, while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measure-

ments. If the ADC is enabled, a conversion starts automatically when this mode is

entered. Apart from the ADC Conversion Complete interrupt, only an External Reset, a

Watchdog Reset, a Brown-out Reset, a Timer/Counter interrupt, an SPM/EEPROM

ready interrupt, an External Level Interrupt on INT3:0 can wake up the MCU from ADC

Noise Reduction mode.

When the SM2..0 bits are written to 010, the SLEEP instruction makes the MCU enter

Power-down mode. In this mode, the External Oscillator is stopped, while the External

Interrupts and the Watchdog continue operating (if enabled). Only an External Reset, a

Watchdog Reset, a Brown-out Reset, a PSC Interrupt, an External Level Interrupt on

INT3:0 can wake up the MCU. This sleep mode basically halts all generated clocks,

allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the

changed level must be held for some time to wake up the MCU. Refer to “External Inter-

rupts” on page 82 for details.

When waking up from Power-down mode, there is a delay from the wake-up condition

occurs until the wake-up becomes effective. This allows the clock to restart and become

stable after having been stopped. The wake-up period is defined by the same CKSEL

fuses that define the Reset Time-out period, as described in “Clock Sources” on page

31.

When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected,

the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to

40 AT90PWM2/3

4317B–AVR–02/05

Share Link: