S25FL256SDPMFVC03 View Datasheet(PDF) - Cypress Semiconductor

Part Name

Description

Manufacturer

S25FL256SDPMFVC03

128 Mbit (16 Mbyte), 256 Mbit (32 Mbyte) 3.0V SPI Flash Memory

Cypress Semiconductor 

S25FL128S, S25FL256S

9.3.8

Write Enable (WREN 06h)

The Write Enable (WREN) command sets the Write Enable Latch (WEL) bit of the Status Register 1 (SR1[1]) to a 1. The Write

Enable Latch (WEL) bit must be set to a 1 by issuing the Write Enable (WREN) command to enable write, program and erase

commands.

CS# must be driven into the logic high state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being

driven to the logic high state after the eighth bit of the instruction byte has been latched in on SI, the write enable operation will not

be executed.

Figure 9.12 Write Enable (WREN) Command Sequence

CS#

SCK

SI

01 234 567

Instruction

9.3.9

Write Disable (WRDI 04h)

The Write Disable (WRDI) command sets the Write Enable Latch (WEL) bit of the Status Register-1 (SR1[1]) to a 0.

The Write Enable Latch (WEL) bit may be set to a 0 by issuing the Write Disable (WRDI) command to disable Page Program (PP),

Sector Erase (SE), Bulk Erase (BE), Write Registers (WRR), OTP Program (OTPP), and other commands, that require WEL be set

to 1 for execution. The WRDI command can be used by the user to protect memory areas against inadvertent writes that can

possibly corrupt the contents of the memory. The WRDI command is ignored during an embedded operation while WIP bit =1.

CS# must be driven into the logic high state after the eighth bit of the instruction byte has been latched in on SI. Without CS# being

driven to the logic high state after the eighth bit of the instruction byte has been latched in on SI, the write disable operation will not

be executed.

Figure 9.13 Write Disable (WRDI) Command Sequence

CS#

SCK

SI

01234567

Instruction

Document Number: 001-98283 Rev. *I

Page 77 of 144

Share Link: