ST7FDALI View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7FDALI

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI, DALI

STMicroelectronics 

ST7DALI

COMMUNICATION INTERFACE CHARACTERISTICS (Cont’d)

Figure 89. SPI Slave Timing Diagram with CPHA=11)

SS INPUT

tsu(SS)

tc(SCK)

CPHA=0

CPOL=0

CPHA=0

CPOL=1

ta(SO)

tw(SCKH)

tw(SCKL)

tv(SO)

MISO OUTPUT

see

note 2

HZ

tsu(SI)

MSB OUT

th(SI)

BIT6 OUT

th(SS)

th(SO)

tr(SCK)

tf(SCK)

LSB OUT

MOSI INPUT

MSB IN

BIT1 IN

LSB IN

Figure 90. SPI Master Timing Diagram 1)

SS INPUT

CPHA=0

CPOL=0

CPHA=0

CPOL=1

CPHA=1

CPOL=0

CPHA=1

CPOL=1

tc(SCK)

tsu(MI)

th(MI)

tw(SCKH)

tw(SCKL)

MISO INPUT

tv(MO)

MSB IN

th(MO)

BIT6 IN

tr(SCK)

tf(SCK)

LSB IN

MOSI OUTPUT see note 2

MSB OUT

BIT6 OUT

LSB OUT

tdis(SO)

see

note 2

see note 2

Notes:

1. Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.

2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has

its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

122/141

Share Link: