ST72324XX-AUTO View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST72324XX-AUTO

8-bit MCU for automotive, 3.8 to 5.5V operating range with 8 to 32 Kbyte Flash, 10-bit ADC, 4 timers, SPI, SCI

STMicroelectronics 

On-chip peripherals

ST72324xx-Auto

10.4.6 Low power modes

Table 53. Effect of low power modes on SPI

Mode

Description

Wait

No effect on SPI.

SPI interrupt events cause the device to exit from Wait mode.

SPI registers are frozen.

In Halt mode, the SPI is inactive. SPI operation resumes when the MCU is woken up by an

Halt

interrupt with Exit from Halt mode capability. The data received is subsequently read from

the SPIDR register when the software is running (interrupt vector fetching). If several data

are received before the wake-up event, then an overrun error is generated. This error can

be detected after the fetch of the interrupt routine that woke up the device.

te Product(s) Note:

) - Obsole Caution:

Using the SPI to wake up the MCU from Halt mode

In slave configuration, the SPI is able to wake up the ST7 device from Halt mode through a

SPIF interrupt. The data received is subsequently read from the SPIDR register when the

software is running (interrupt vector fetch). If multiple data transfers have been performed

before software clears the SPIF bit, then the OVR bit is set by hardware.

When waking up from Halt mode, if the SPI remains in Slave mode, it is recommended to

perform an extra communications cycle to bring the SPI from Halt mode state to normal

state. If the SPI exits from Slave mode, it returns to normal state immediately.

The SPI can wake up the ST7 from Halt mode only if the Slave Select signal (external SS

pin or the SSI bit in the SPICSR register) is low when the ST7 enters Halt mode. Therefore,

if Slave selection is configured as external (see Slave Select management on page 100),

make sure the master drives a low level on the SS pin when the slave enters Halt mode.

ct(s 10.4.7 Interrupts

du Table 54. SPI interrupt control/wake-up capability

ro Interrupt event(1)

Event flag Enable control bit Exit from WAIT Exit from HALT

te P SPI end of transfer event

SPIF

Yes

leMaster mode fault event

o Overrun error

MODF

OVR

SPIE

Yes

No

bs 1. The SPI interrupt events are connected to the same interrupt vector (see Section 7: Interrupts). They

O generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC

register is reset (RIM instruction).

10.4.8

SPI registers

SPI Control Register (SPICR)

SPICR

Reset value: 0000 xxxx (0xh)

7

6

5

4

3

2

1

0

106/193

Doc ID 13841 Rev 1

Share Link: