DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

T2080NXE8MQLB View Datasheet(PDF) - NXP Semiconductors.

Part Name
Description
Manufacturer
T2080NXE8MQLB Datasheet PDF : 186 Pages
First Prev 141 142 143 144 145 146 147 148 149 150 Next Last
Hardware design considerations
4.1.1 PLL characteristics
Characteristics of the chip's PLLs include the following:
• There are two selectable core cluster PLLs which generate a clock for each core
cluster from the externally supplied SYSCLK input.
• Core cluster 1 (cores 0-3) can select from cluster group A PLL 1 or 2 (CGA1 or
2 PLL).
• The frequency ratio between each of the core cluster PLLs and SYSCLK is
selected using the configuration bits. The frequency for each core cluster is
selected using the configuration bits.
• The platform PLL generates the platform clock from the externally supplied
SYSCLK input. The frequency ratio between the platform and SYSCLK is selected
using the platform PLL ratio configuration bits.
• Cluster group A generates an asynchronous clock for eSDHC SDR mode from
cluster group A PLL1 or cluster group A PLL 2.
• Cluster group A generates an asynchronous clock for FMan from the platform PLL,
cluster group A PLL1 or cluster group A PLL 2.
• The DDR block PLL generates an asynchronous DDR clock from the externally
supplied DDRCLK input. The frequency ratio is selected using the Memory
Controller Complex PLL multiplier/ratio configuration bits.
• Each of the two SerDes blocks has 2 PLLs which generate a core clock from their
respective externally supplied SDn_REF_CLKn_P/SDn_REF_CLKn_N inputs. The
frequency ratio is selected using the SerDes PLL RCW configuration bits as
described in SerDes PLL ratio.
4.1.2 Clock ranges
This table provides the clocking specifications for the processor core, platform, memory,
and integrated flash controller.
Table 121. Processor, platform, and memory clocking specifications
Characteristic
Core cluster group PLL frequency
Core cluster frequency
Platform clock frequency
Memory bus clock frequency
IFC clock frequency
Maximum processor core frequency
1200 MHz
1533 MHz
1800 MHz
Min
Max
Min
Max
Min
Max
1000
1200
1000
1533
1000
1800
250
1200
250
1533
250
1800
400
533
400
600
400
600
533
800
533
933
533
1066
100
100
100
Table continues on the next page...
Unit Notes
MHz
MHz
MHz
MHz
MHz
1, 2
2
1, 7
1, 3, 4
5
QorIQ T2080 Data Sheet, Rev. 3, 03/2018
150
NXP Semiconductors

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]