ST72361xx-Auto
Electrical characteristics
Figure 111. Typical VOH vs VDD
6
5
4
-45°C
25°C
130°C
3
6
-45°C
5
25°C
130°C
4
3
2
2
1
3
4
5
6
3
4
5
6
Vdd(V)
Vdd(V)
19.10 Control pin characteristics
19.10.1 Asynchronous RESET pin
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Table 107. RESET pin characteristics
Symbol
Parameter
Conditions
Min
Typ
Max Unit
VIL
Input low level voltage(1)
VIH
Input high level voltage(1)
Vhys
Schmitt trigger voltage
hysteresis(2)
VDD = 5V
0.7 x VDD
0.3 x VDD
1.5
V
VOL
Output low level voltage(3)
RON
Weak pull-up equivalent
resistor(4)
IIO = +5mA
VDD = 5V
IIO = +2mA
VIN VSS
0.68
0.95
0.28
0.45
20
40
80
k
tw(RSTL)out Generated reset pulse duration Internal reset source
30
µs
th(RSTL)in External reset pulse hold time(5)
2.5
tg(RSTL)in Filtered glitch duration(6)
200
ns
1. Data based on characterization results, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels.
3. The IIO current sunk must always respect the absolute maximum rating specified in Section 20.2.2: Current characteristics
and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on the
RESET pin with a duration below th(RSTL)in can be ignored.
5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy
environments.
6. Data guaranteed by design, not tested in production.
Doc ID 12468 Rev 3
245/279