DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CL-PS7500FE 데이터 시트보기 (PDF) - Cirrus Logic

부품명
상세내역
제조사
CL-PS7500FE Datasheet PDF : 251 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
CL-PS7500FE
System-on-a-Chip for Internet Appliance
3.9.1 Register Programming
ARM processor register programming is described in Chapter 4. FPA register programming is described
in Chapter 18.
The video and sound macrocell registers are programmed using only the internal CL-PS7500FE data bus
(the address bus is not passed to the macrocell). The address 0x03400000 is decoded to provide a write
strobe for the video macrocell registers, and the addressing of registers within the macrocell is decoded
from the upper four or eight bits of the data word. This system is described in more detail in Chapter 16.
The remaining CL-PS7500FE registers, associated with Memory, I/O, and general miscellaneous control,
form a separate group and are programmed between addresses 0x03200000 and 0x032001F8. The
majority of the registers are only 8 bits wide, although all register addresses are word-aligned. These reg-
isters are described in Chapter 7.
3.9.2 Interaction Between Macrocells
Interaction between the macrocells occurs mainly across the internal 32-bit data bus of the
CL-PS7500FE, which is routed to the ARM and video/sound macrocells, and most of the other memory
and I/O control logic. The address bus of the ARM processor is routed to an internal address decoder
where memory space is decoded to determine required cycle types and register addresses. The same
address bus is latched and exported from the device as the LA[28:0] bus. Only these 29 bits of the
address bus are available externally.
3.10 Resetting CL-PS7500FE Systems
The CL-PS7500FE is designed to operate with both 16- and 32-bit-wide ROMs, which means that it must
be capable of booting from either. To achieve this, the device is always reset into 16-bit mode, which might
be expected to cause difficulty when the device is being booted up from 32-bit ROM. However,
Appendix A describes a simple code sequence that allows the device to be started up without difficulty
under these circumstances.
32
FUNCTIONAL DESCRIPTION
ADVANCE DATA BOOK v2.0
June 1997

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]