ST10F163 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ST10F163 Datasheet PDF : 58 Pages
| |||
ST10F163
XVI.4.14 - Synchronous serial port timing
VCC = 5 V ± 10%
VSS = 0 V
TA = 0 to +70 °C
Table 19 : Synchronous serial port timing characteristics
CL = 100 pF
Parameter
Symbol
Max. Baudrate
= 12.5 / 10 MBd
min.
max.
Variable Baudrate
= 0.5 to 12.5 MBd
min.
max.
SSP clock cycle time
SSP clock high time
SSP clock low time
SSP clock rise time
SSP clock fall time
CE active before shift edge
CE inactive after latch edge
Write data valid after shift edge
Write data hold after shift edge
Write data hold after latch edge
Read data active after latch edge
Read data setup time before latch edge
Read data hold time after latch edge
Figure 25 : SSP write timing
t200 CC
t201 CC
t202 CC
t203 CC
t204 CC
t205 CC
t206 CC
t207 CC
t208 CC
t209 CC
t210 SR
t211 SR
t212 SR
80 / 100
30 / 40
30 / 40
–/–
–/–
30 / 40
70 / 90
–/–
0/0
34 / 44
50 / 60
20 / 20
0/0
80 /100
4 TCL 512 TCL ns
–/–
t200/2 - 10
–
ns
–/–
t200/2 - 10
–
ns
6/6
–
6
ns
6/6
–
6
ns
–/–
t200/2 - 10
–
ns
90 / 110 t200 - 10 t200 + 10 ns
10 / 10
–
10
ns
–/–
0
–
ns
46 / 56
–/–
–/–
t200/2 - 6 t200/2 + 6 ns
t200/2 + 10
–
ns
20
–
ns
–/–
0
–
ns
1)
t200
SSPCLK
t205
SSPCEx
t202
t201
2)
t203
t204
t206
3)
SSPDAT
t207
t207
t208
1st Bit
2nd Bit
t207
t209
Last Bit
54/58
Share Link: 