DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M50FLW040AN5TP View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
M50FLW040AN5TP Datasheet PDF : 64 Pages
First Prev 31 32 33 34 35 36 37 38 39 40 Next Last
Status Register
5
Status Register
M50FLW040A, M50FLW040B
The Status Register provides information on the current or previous Program or Erase
operation. The bits in the Status Register convey specific information about the progress of
the operation.
To read the Status Register, the Read Status Register command can be issued. The Status
Register is automatically read after Program, Erase and Program/Erase Resume
commands are issued. The Status Register can be read from any address.
The text descriptions, below, should be read in conjunction with Table 14, where the
meanings of the Status Register bits are summarized.
5.1
Program/Erase Controller status (Bit SR7)
This bit indicates whether the Program/Erase Controller is active or inactive. When the
Program/Erase Controller Status bit is โ€˜0โ€™, the Program/Erase Controller is active; when the
bit is โ€˜1โ€™, the Program/Erase Controller is inactive.
The Program/Erase Controller Status is โ€˜0โ€™ immediately after a Program/Erase Suspend
command is issued, until the Program/Erase Controller pauses. After the Program/Erase
Controller pauses, the bit is โ€˜1โ€™.
The end of a Program and Erase operation can be found by polling the Program/Erase
Controller Status bit can be polled. The other bits in the Status Register should not be tested
until the Program/Erase Controller has completed the operation (and the Program/Erase
Controller Status bit is โ€˜1โ€™).
After the Program/Erase Controller has completed its operation, the Erase Status, Program
Status, VPP Status and Block Protection Status bits should be tested for errors.
5.2
Erase Suspend status (Bit SR6)
This bit indicates that an Erase operation has been suspended, and that it is waiting to be
resumed. The Erase Suspend Status should only be considered valid when the
Program/Erase Controller Status bit is โ€˜1โ€™ (Program/Erase Controller inactive). After a
Program/Erase Suspend command is issued, the memory may still complete the operation
rather than entering the Suspend mode.
When the Erase Suspend Status bit is โ€˜0โ€™, the Program/Erase Controller is active or has
completed its operation. When the bit is โ€˜1โ€™, a Program/Erase Suspend command has been
issued and the memory is waiting for a Program/Erase Resume command.
When a Program/Erase Resume command is issued, the Erase Suspend Status bit returns
to โ€˜0โ€™.
32/64

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]