ST7PSCR1E4M1/XXX View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST7PSCR1E4M1/XXX

8-BIT LOW-POWER, FULL-SPEED USB MCU WITH 16K FLASH, 768 RAM, SMARTCARD I/F, TIMER

STMicroelectronics 

ST7SCR

12 ON-CHIP PERIPHERALS

12.1 WATCHDOG TIMER (WDG)

12.1.1 Introduction

The Watchdog timer is used to detect the occur-

rence of a software fault, usually generated by ex-

ternal interference or by unforeseen logical condi-

tions, which causes the application program to

abandon its normal sequence. The Watchdog cir-

cuit generates an MCU reset on expiry of a pro-

grammed time period, unless the program refresh-

es the counter’s contents before the T6 bit be-

comes cleared.

12.1.2 Main Features

s Programmable timer (64 increments of 65536

CPU cycles)

s Programmable reset

s Reset (if watchdog activated) when the T6 bit

reaches zero

s Hardware Watchdog selectable by option byte

s Watchdog Reset indicated by status flag

12.1.3 Functional Description

The counter value stored in the CR register (bits

T[6:0]), is decremented every 65,536 machine cy-

cles, and the length of the timeout period can be

programmed by the user in 64 increments.

Figure 25. Watchdog Block Diagram

RESET

If the watchdog is activated (the WDGA bit is set)

and when the 7-bit timer (bits T[6:0]) rolls over

from 40h to 3Fh (T6 becomes cleared), it initiates

a reset cycle pulling low the reset pin for typically

500ns.

The application program must write in the CR reg-

ister at regular intervals during normal operation to

prevent an MCU reset. The value to be stored in

the CR register must be between FFh and C0h

(see Table 14):

– The WDGA bit is set (watchdog enabled)

– The T6 bit is set to prevent generating an imme-

diate reset

– The T[5:0] bits contain the number of increments

which represents the time delay before the

watchdog produces a reset.

Table 14.Watchdog Timing (fCPU = 8 MHz)

CR Register

initial value

WDG timeout period

(ms)

Max

FFh

524.288

Min

C0h

8.192

WDGA T6

WATCHDOG CONTROL REGISTER (CR)

T5 T4 T3 T2 T1 T0

7-BIT DOWNCOUNTER

fCPU

CLOCK DIVIDER

÷65536

40/102

1

Share Link: