PSD501B1-C-90UI View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

PSD501B1-C-90UI

Low Cost Field Programmable Microcontroller Peripherals

STMicroelectronics 

Counter / Timer

Registers

(Cont.)

PSD5XX Family

9.6.2.1 Global Command Register

This is used to specify the operation mode of the Counter/Timer and to start or stop the

Counter/Timer. Therefore during the initialization of the Counter/Timer registers, the Global

Command Register should always be configured last.

Bit 7

Bit 6

Bit 5

Bit 4

*

*

*

*

NOTE: * = Not used.

At RESET all bits come up as 0’s.

Bit 3

Watch

Dog

Bit 2

Global

Mode

Bit 1

Counter

Start

Bit 0

Scale

Watch Dog Bit:

When this bit is

0: Watch Dog mode is NOT selected.

1: Watch Dog Counter/Timer (Counter 2) is active. This bit can be

turned off by RESET only.

NOTE: Whenever this bit is set to 1, the COUNTER START bit should

also be set to 1. Otherwise the Counter/Timer will always be off,

i.e., once this bit is set, access to Counter 2 Registers and the Global

Command Registers are blocked.

Global Mode Bit:

When this bit is set to a

0: All Timers/Counters are set to Waveform or Pulse Mode.

1: All Timers/Counters are set to operate in Event Counter or Time

Capture Mode.

NOTE: Further selection of modes is done in individual CMD registers.

Counter Start Bit: When this bit is set to

0: ALL CTUs are disabled and can be re-initialized.

1: ALL CTUs are enabled.

Scale Bit:

When this bit is set to

0: The clock to all Counter/Timers is divided by 1.

1: The clock to all Counter/Timers is divided by 8.

83

Share Link: