Si3232
Table 4. AC Characteristics (Continued)
(VDD, VDD1–VDD4 = 3.13 to 3.47 V, TA = 0 to 70 °C for K-Grade, –40 to 85 °C for B-Grade)
Parameter
Test Condition
Min
Typ
Idle Channel Noise4
Noise Performance
C-Message weighted
—
12
Psophometric weighted
—
–78
3 kHz flat
—
—
PSRR from VDD1 – VDD4
PSRR from VBAT
RX and TX, dc to 3.4 kHz
40
—
RX and TX, dc to 3.4 kHz
60
—
Longitudinal Performance
Longitudinal to Metallic Bal-
ance (forward or reverse)
200 Hz to 1 kHz
1 kHz to 3.4 kHz
58
63
53
58
Metallic to Longitudinal Bal-
ance
200 Hz to 3.4 kHz
40
—
Longitudinal Impedance5
200 Hz to 3.4 kHz at TIP or RING
Register-dependent
OBIAS/ABIAS
Max Unit
15 dBrnC
–75 dBmP
18
dBrn
—
dB
—
dB
—
dB
—
dB
—
dB
Longitudinal Current per Pin5
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
Active off-hook
200 Hz to 3.4 kHz
Register-dependent
OBIAS/ABIAS
00 = 4 mA
01 = 8 mA
10 = 12 mA
11 = 16 mA
—
50
—
Ω
—
25
—
Ω
—
25
—
Ω
—
20
—
Ω
—
4
—
mA
—
8
—
mA
—
8
—
mA
—
10
—
mA
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value
specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. VDD = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 Ω, ZS = 600 Ω synthesized using RS register coefficients.
4. The level of any unwanted tones within the bandwidth of 0 to 4 kHz will not exceed –55 dBm.
5. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected such that it can
accommodate the sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given
application.
Preliminary Rev. 0.96
9