Register description
STA328
Table 15. Thermal warning adjustment bypass
Bit R/W RST
Name
Description
6
RW 1
TWAB
Thermal warning adjustment bypass:
0: thermal warning adjustment enabled
1: thermal warning adjustment disabled
The on-chip STA328 power output block provides feedback to the digital controller using
inputs to the power control block. The TWARN input is used to indicate a thermal warning
condition. When TWARN is asserted (set to 0) for a period greater than 400 ms, the power
control block will force an adjustment to the modulation limit in an attempt to eliminate the
thermal warning condition. Once the thermal warning volume adjustment is applied,
whether the gain is reapplied when TWARN is de-asserted is dependent on the TWRB bit.
Table 16. Fault detect recovery bypass
Bit R/W RST
Name
Description
7
RW 0
FDRB
Fault detector recovery bypass:
0: fault detector recovery enabled
1: fault detector recovery disabled
The DDX® power block can provide feedback to the digital controller using inputs to the
power control block. The FAULT input is used to indicate a fault condition (either over-current
or thermal). When FAULT is asserted (set to 0), the power control block will attempt a
recovery from the fault by asserting the 3-state output (setting it to 0 which directs the power
output block to begin recovery). It holds it at 0 for period of time in the range of 0.1 ms to 1 s
as defined by the fault-detect recovery constant register (FDRC registers 0x29 to 0x2A),
then toggle it back to 1. This sequence is repeated as log as the fault indication exists. This
feature is enabled by default but can be bypassed by setting the FDRB control bit to 1.
22/57