TS68230 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
TS68230 Datasheet PDF : 61 Pages
| |||
TS68230
6.6. AC ELECTRICAL SPECIFICATIONS
(VCC = 5.0Vdc ± 5%, VS S = 0Vdc, TA = TL to TH unless otherwise noted)
Peripheral Input Timings (figures 6.4)
Number
Parameter
8MHz
10MHz
Unit
Min. Max. Min. Max.
14 Port Input Data Valid to H1(H3) Asserted (setup time)
100
60
ns
15 H1(H3) Asserted to Port Input Data Invalid (hold time)
20
20
ns
16 Handshake Input H1(H4) Pulse Width Asserted
40
40
ns
17 Handshake Input H1(H4) Pulse Width Negated
40
40
ns
18 H1(H3) Asserted to H2(H4) Negated (delay time)
150
120 ns
19 CLK Low to H2(H4) Asserted (delay time)
100
100 ns
20(1 ) H2(H4) Asserted to H1(H3) Asserted
0
0
ns
21(2 ) CLK Low to H2(H4) Pulse Negated (delay time)
125
125 ns
22(3 .4 ) Synchronized H1(H3) to CLK low on which DMAREQ is asserted 2.5 3.5 2.5 3.5 CLK Per
23
30(5 )
33(3 . 4 )
CLK low on which DMAREQ is asserted to CLK low on which
DMAREQ is negated
H1(H3) Asserted to CLK High (setup time)
Synchronized H1(H3) to CLK low on which H2(H4) is asserted
2.5 3 2.5 3 CLK Per
50
40
ns
3.5 4.5 3.5 4.5 CLK Per
35 CLK Low to DMAREQ Low (delay time)
0 120 0 100 ns
36 CLK Low to DMAREQ High (delay time)
0 120 0 100 ns
If these two signals are derived from different sources they will have different instantaneous frequency variations. In
this case the frequency applied to the TIN pin must be distinctly less than the frequency at the CLK pin to avoid lost
cycles of the TIN signal. With signals derived from different crystal oscillators applied to the TIN and CLK pins with
fast rise and fall times, the TIN frequency can approach 80 to 90% of the frequency of the CLK signal without a loss
of a cycle of the TIN signal.
If these signals are derived from the same frequency source then the frequency of the signal applied to TIN can be
100% of the frequency at the CLK pin. They may be generated by different buffers from the same signal or one
may be an inverted version of the other. The TIN signal may be generated by an ’AND’ function of the clock and a
control signal.
52/61
Share Link: 