TS68230 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

TS68230

HMOS PARALLEL INTERFACE/TIMER

STMicroelectronics 

Figure 6.4 : Peripheral Input Timing Diagram.

TS68230

7. CLK refers to the actual frequency of the CLK pin, not the maximum allowable CLK frequency.

Note :Timing measurements are referenced to and from a low voltage of 0.8volt and a high voltage of 2.0volts, unless otherwise noted.

Notes : 1. This specification assures recognition of the asserted edge of H1(H3).

53/61

Share Link: