UPSD3212C-40U6 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

UPSD3212C-40U6

Flash programmable system devices with 8032 MCU and USB and programmable logic

STMicroelectronics 

uPSD3212A, uPSD3212C, uPSD3212CV

Figure 75. Synchronous Clock Mode Timing – PLD

tCH

tCL

CLKIN

INPUT

REGISTERED

OUTPUT

tS

tH

tCO

AI02860

Table 125. CPLD Macrocell Synchronous Clock Mode Timing (5V Devices)

Symbol

Parameter

Conditions

Min

Max

PT

Aloc

Turbo

Off

Slew

rate(1)

Unit

Maximum Frequency

External Feedback

1/(tS+tCO)

40.0

MHz

fMAX

Maximum Frequency

Internal Feedback (fCNT)

1/(tS+tCO–10)

66.6

MHz

Maximum Frequency

Pipelined Data

1/(tCH+tCL)

83.3

MHz

tS

Input Setup Time

12

+ 2 + 10

ns

tH

Input Hold Time

0

ns

tCH

Clock High Time

Clock Input

6

ns

tCL

Clock Low Time

Clock Input

6

ns

tCO

Clock to Output Delay

Clock Input

13

– 2 ns

tARD

CPLD Array Delay

Any

macrocell

11

+2

ns

tMIN

Minimum Clock Period(2)

tCH+tCL

12

ns

Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given amount.

2. CLKIN (PD1) tCLCL = tCH + tCL.

146/163

Share Link: