UPSD3212C-40U6 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
UPSD3212C-40U6
STMicroelectronics
UPSD3212C-40U6 Datasheet PDF : 163 Pages
| |||
uPSD3212A, uPSD3212C, uPSD3212CV
Figure 78. Input Macrocell Timing (Product Term Clock)
tINH
tINL
PT CLOCK
tIS
tIH
INPUT
OUTPUT
AI03101
tINO
Table 129. Input Macrocell Timing (5V Devices)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Unit
tIS
Input Setup Time
(Note 1)
0
ns
tIH
Input Hold Time
(Note 1)
15
+ 10 ns
tINH
NIB Input High Time
(Note 1)
9
ns
tINL
NIB Input Low Time
(Note 1)
9
ns
tINO
NIB Input to Combinatorial Delay
(Note 1)
34
+ 2 + 10 ns
Note: 1. Inputs from Port A, B, and C relative to register/ latch clock from the PLD. ALE/AS latch timings refer to tAVLX and tLXAX.
Table 130. Input Macrocell Timing (3V Devices)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Unit
tIS
Input Setup Time
(Note 1)
0
ns
tIH
Input Hold Time
(Note 1)
25
+ 20 ns
tINH
NIB Input High Time
(Note 1)
12
ns
tINL
NIB Input Low Time
(Note 1)
12
ns
tINO
NIB Input to Combinatorial Delay
(Note 1)
46
+ 4 + 20 ns
Note: 1. Inputs from Port A, B, and C relative to register/latch clock from the PLD. ALE latch timings refer to tAVLX and tLXAX.
149/163
Share Link: 