MSP3400CPP View Datasheet(PDF) - Micronas
Part Name
Description
Manufacturer
MSP3400CPP Datasheet PDF : 72 Pages
| |||
MSP 3400C
PRELIMINARY DATA SHEET
8.5.3. Characteristics at TA = 0 to 70 °C, fCLOCK = 18.432 MHz
(Typical values are measured at TA = 25 °C, AHVSUP = 8 V, DVSUP = 5 V, AVSUP = 5 V.)
Symbol
Parameter
Pin Name
DCO
fCLOCK
DCLOCK
tJITTER
VxtalDC
tStartup
Clock Input Frequency
Clock High to Low Ratio
Clock Jitter (verification not
provided in production test)
DC-Voltage Oscillator
Oscillator Startup Time at
VDD Slew-rate of 1 V / 1 µs
XTAL_IN
XTAL_IN,
XTAL_OUT
Power Supply
ISUP1A
ISUP2A
First Supply Current (active)
Analog Volume for Main and Aux at 0dB
Analog Volume for Main and Aux at –30dB
at Tj = 27 °C
Second Supply Current (active)
AHVSUP
DVSUP
Min. Typ. Max. Unit
18.432
45
55
50
MHz
%
ps
2.5
V
0.4
2.0
ms
8.2
14.8 22.0 mA
5.6
10.0 15.0 mA
60
65
70
mA
ISUP3A
Third Supply Current (active)
AVSUP
25
mA
ISUP1S
First Supply Current
AHVSUP
2.8
(standby mode) at Tj = 27 °C
Audio Clock Output
VAPUAC
VAPUDC
Audio Clock Output AC Voltage
Audio Clock Output DC Voltage
AUD_CL_OUT 1.2
0.4
Digital Output
VDCTROL
VDCTROH
I2C Bus
VIMOL
IIMOH
tIMOL1
tIMOL2
Digital Output Low Voltage
Digital Output High Voltage
D_CTR_OUT0
D_CTR_OUT1
4.0
I2C-Data Output Low Voltage
I2C_DA
0.4
I2C-Data Output High Current
I2C-Data Output Hold Time after I2C_DA,
15
Falling Edge of Clock
I2C_CL
I2C-Data Output Setup Time
100
before Rising Edge of Clock
SBus
fSB
SBUS-Clock Frequency
S_CL
tS1/S2
SBUS-Clock High/Low-Ratio
0.9
tS3
SBUS Setup Time before
S_CL,
210
Ident End Pulse
S_ID
fSIO
SBUS Ident frequency
S_ID
tS6
SBUS-Ident End Pulse Time
210
5.0
7.2
0.6
0.4
1
4608
1.0
1.1
32
mA
Vpp
VSUP1
V
V
V
µA
ns
ns
kHz
ns
ns
kHz
ns
Test Conditions
f = 18.432 MHz
AHVSUP = 8 V
DVSUP = 5 V
AVSUP = 5 V
f = 18.432 MHz
DVSUP = 5 V
f = 18.432 MHz
AVSUP = 5 V
STANDBYQ = low
VSUP = 8 V
40 pF load
IDDCTR = 1 mA
IDDCTR = –1 mA
IiMOL = 3 mA
VIMOH = 5 V
fIM = 1 MHz
DVSUP = 5 V
DVSUP = 5 V
DVSUP = 5.25 V
DVSUP = 5.25 V
58
Micronas
Share Link: 