ST10F163 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

Manufacturer

ST10F163

16-BIT MCU WITH 128KBYTE FLASH MEMORY

STMicroelectronics 

ST10F163

The actual minimum value for TCL depends on

the jitter of the PLL. As the PLL is constantly

adjusting its output frequency so it corresponds to

the applied input frequency (crystal or oscillator)

the relative deviation for periods of more than one

TCL is lower than for one single TCL (see formula

and figure below).

For a period of N * TCL the minimum value is

computed using the corresponding deviation DN:

TCLm in= TCLNOM *(1 – lDNl ⁄ 100)

DN= ±(4 – N ⁄ 15 )[%]

where N = number of consecutive TCLs and 1 ≤ N

≤ 40. So for a period of 3 TCLs (N = 3):

This is especially important for bus cycles using

waitstates and e.g. for the operation of timers,

serial interfaces, etc. For all slower operations and

longer periods (e.g. pulse train generation or mea-

surement, lower baudrates, etc.) the deviation

D3= 4 – 3 ⁄ 15

= 3.8%

3TCLmin= 3TCLNOM × (1 – 3.8 ⁄ 100)

= TCLNOM × 0.962

(57.72nsec@fCP U= 25MHz)

caused by the PLL jitter is negligible (see

Figure 12).

XVI.4.8 - Memory cycle variables

The tables below use three variables which are

derived from the BUSCONx registers and repre-

sent the special characteristics of the pro-

grammed memory cycle. The following table

describes, how these variables are to be com-

puted.

Description

Symbol

ALE Extension

tA

Memory Cycle Time Waitstates

tC

Memory Tristate Time

tF

Figure 12 : Approximated maximum PLL jitter

Values

TCL * <ALECTL>

2TCL * (15 - <MCTC>)

2TCL * (1 - <MTTC>)

Max.jitter [%]

This approximated formula is valid for

1 < N < 40 and 10MHz < fCPU < 25MHz.

±4

±3

±2

±1

24

8

16

32 N

36/58

Share Link: