DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M58WR064F-ZBE View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
M58WR064F-ZBE Datasheet PDF : 87 Pages
First Prev 61 62 63 64 65 66 67 68 69 70 Next Last
M58WR064FT, M58WR064FB
Table 38. Bank and Erase Block Region 1 Information
M58WR064FT (top) M58WR064FB (bottom)
Offset
Data
Offset
Data
Description
(P+1A)h = 53h 0Fh (P+1A)h = 53h 01h Number of identical banks within Bank Region 1
(P+1B)h = 54h 00h (P+1B)h = 54h 00h
Number of program or erase operations allowed in region 1:
(P+1C)h = 55h 11h (P+1C)h = 55h 11h Bits 0-3: Number of simultaneous program operations
Bits 4-7: Number of simultaneous erase operations
Number of program or erase operations allowed in other banks
(P+1D)h = 56h 00h (P+1D)h = 56h
00h
while a bank in same region is programming
Bits 0-3: Number of simultaneous program operations
Bits 4-7: Number of simultaneous erase operations
Number of program or erase operations allowed in other banks
(P+1E)h = 57h
00h (P+1E)h = 57h
00h
while a bank in this region is erasing
Bits 0-3: Number of simultaneous program operations
Bits 4-7: Number of simultaneous erase operations
(P+1F)h = 58h 01h (P+1F)h =58h
Types of erase block regions in region 1
n = number of erase block regions with contiguous same-size
02h erase blocks.
Symmetrically blocked banks have one blocking region.(2)
(P+20)h = 59h 07h (P+20)h = 59h 07h
(P+21)h = 5Ah 00h (P+21)h = 5Ah 00h Bank Region 1 Erase Block Type 1 Information
Bits 0-15: n+1 = number of identical-sized erase blocks
(P+22)h = 5Bh 00h (P+22)h = 5Bh 20h Bits 16-31: n×256 = number of bytes in erase block region
(P+23)h = 5Ch 01h (P+23)h = 5Ch 00h
(P+24)h = 5Dh 64h (P+24)h = 5Dh 64h Bank Region 1 (Erase Block Type 1)
(P+25)h = 5Eh 00h (P+25)h = 5Eh 00h Minimum block erase cycles × 1000
Bank Region 1 (Erase Block Type 1): BIts per cell, internal
ECC
(P+26)h = 5Fh 01h (P+26)h = 5Fh 01h Bits 0-3: bits per cell in erase region
Bit 4: reserved for “internal ECC used”
BIts 5-7: reserved 5Eh 01 5Eh 01
Bank Region 1 (Erase Block Type 1): Page mode and
synchronous mode capabilities
(P+27)h = 60h
03h (P+27)h = 60h
03h
Bit 0: Page-mode reads permitted
Bit 1: Synchronous reads permitted
Bit 2: Synchronous writes permitted
Bits 3-7: reserved
(P+28)h = 61h 06h
(P+29)h = 62h 00h Bank Region 1 Erase Block Type 2 Information
Bits 0-15: n+1 = number of identical-sized erase blocks
(P+2A)h = 63h 00h Bits 16-31: n×256 = number of bytes in erase block region
(P+2B)h = 64h 01h
(P+2C)h = 65h 64h Bank Region 1 (Erase Block Type 2)
(P+2D)h = 66h 00h Minimum block erase cycles × 1000
67/87

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]