MT90866 View Datasheet(PDF) - Zarlink Semiconductor Inc
Part Name
Description
Manufacturer
MT90866
Zarlink Semiconductor Inc
MT90866 Datasheet PDF : 86 Pages
| |||
22.0 Register Descriptions
MT90866
Data Sheet
Read/Write Address: 0000H
Reset Value: 0000H
15 14 13
12
11
10
9
8
7
6
5
43
2
1
0
0 0 STS3 STS2 STS1 STS0 PRST CBEBB SBERB CBERL SBERL 0 MBP MS2 MS1 MS0
Bit
15-14
13-12
Name
Unused
STS3-2
Description
Reserved.
ST-BUS Frame Pulse and Clock Output Selection 1: These two bits are used to select
different ST-BUS output frame pulse (ST_FPo1) and clock (ST_CKo1).
STS3
0
0
1
STS2 ST_FPo1 Pulse Width
0
244 ns
1
122 ns
0
61 ns
ST_CKo1 Freq
4.096 MHz
8.192 MHz
16.384 MHz
11-10
STS1-0
ST-BUS Frame Pulse and Clock Output Selection 0: These two bits are used to select
different ST-BUS output frame pulse (ST_FPo0) and clock (ST_CKo0).
STS1 STS0 ST_FPo0 Pulse Width
0
0
244 ns
0
1
122 ns
1
0
61 ns
ST_CKo0 Freq
4.096 MHz
8.192 MHz
16.384 MHz
9
PRST PRBS Reset: When high, the PRBS transmitter output will be initialized.
8
CBERB Backplane Bit Error Rate Clear: A low to high transition of this bit will reset the
backplane internal bit error counter and the backplane BER register (BBERR).
7
SBERB Backplane Start Bit Error Rate Test: A low to high transition in this bit starts the
backplane bit error rate test. The bit error test result is kept in the backplane BER register
(BBERR).
6
CBERL Local Bit Error Rate Clear: A low to high transition of this bit will reset the local internal
bit error counter and the BER register (LBERR).
5
SBERL Local Start Bit Error Rate Test: A low to high transition in this bit starts the local bit error
rate test. The bit error test result is kept in the local BER register (LBERR).
4
Unused Reserved. In functional mode, this bit MUST be low.
3
MBP Memory Block Programming: When this bit is high, the connection memory block
programming feature is ready for the programming of bit 13 to bit 15 of the backplane
connection memory and local connection memory low. When it is low this feature is
disabled.
Table 9 - Control Register (CR) Bits
46
Zarlink Semiconductor Inc.
Share Link: 