STA335W
Register description
Note:
5.2.4
happens. At the same time any processing related to the I2C configuration should be issued
only after the serial audio interface and the internal PLL are synchronous again.
Any mute or volume change causes some delay in the completion of the I2C operation due
to the soft volume feature. The soft volume phase change must be finished before any clock
desynchronization.
Channel input mapping
Table 21. Channel input mapping
Bit R/W RST
Name
Description
6
R/W
0
7
R/W
1
C1IM
C2IM
0: Processing channel 1 receives Left I2S Input
1: Processing channel 1 receives Right I2S Input
0: Processing channel 2 receives Left I2S Input
1: Processing channel 2 receives Right I2S Input
Each channel received via I2S can be mapped to any internal processing channel via the
Channel Input Mapping registers. This allows for flexibility in processing. The default
settings of these registers map each I2S input channel to its corresponding processing
channel.
23/43