ST92F124xx/ST92F150Cxx/ST92F150JDV1/ST92F250CV2
Device architecture
Register Group: E (System)
Reset value: undefined
7
SSP7
SSP6
SSP5
SSP4
Figure 25. External stack mode
SSP3
SSP2
REGISTER
FILE
F
E
STACK POINTER (LOW)
&
STACK POINTER (HIGH)
point to:
MEMORY
D
SSP1
0
SSP0
STACK
4
3
2
1
0
6.4
Memory organization
Code and data are accessed within the same linear address space. All of the physically
separate memory areas, including the internal ROM, internal RAM and external memory are
mapped in a common address space.
The ST9 provides a total addressable memory space of 4 Mbytes. This address space is
arranged as 64 segments of 64 Kbytes; each segment is again subdivided into four 16-
Kbyte pages.
The mapping of the various memory areas (internal RAM or ROM, external memory) differs
from device to device. Each 64-Kbyte physical memory segment is mapped either internally
or externally; if the memory is internal and smaller than 64 Kbytes, the remaining locations
in the 64-Kbyte segment are not used (reserved).
Refer to the Register and Memory Map Chapter for more details on the memory map.
Doc ID 8848 Rev 7
65/523