STM8S105xx
Electrical characteristics
Figure 39: Typical NRST pull-up current vs VDD @ 4 temperatures
The reset network shown inthe following figure protects the device against parasitic resets.
The user must ensure that the level on the NRST pin can go below the VIL max. level specified
in the I/O port pin characteristics section. Otherwise the reset is not taken into account
internally.
Figure 40: Recommended reset pin protection
External
reset
circuit
(optional)
VDD
NRST
0.01 μF
RPU
STM8
Filter
Internal reset
10.3.9
SPI serial peripheral interface
Unless otherwise specified, the parameters given in the following table are derived from tests
performed under ambient temperature, fMASTER frequency and VDD supply voltage conditions.
tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
DocID14771 Rev 9
93/127