QL5732-33BPS484M View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

Manufacturer

QL5732-33BPS484M

33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM

QuickLogic Corporation 

QL5732 Enhanced QuickPCI Device Data Sheet Rev. E

Symbol

tSWA

tHWA

tSWD

tHWD

tSWE

tHWE

tWCRD

Table 12: RAM Cell Synchronous Write Timing

Parameter: RAM Cell Synchronous Write Timing

WA setup time to WCLK: the amount of time the Write ADDRESS must be stable

before the active edge of the Write CLOCK

WA hold time to WCLK: the amount of time the Write ADDRESS must be stable

after the active edge of the Write CLOCK

WD setup time to WCLK: the amount of time the Write DATA must be stable before

the active edge of the Write CLOCK

WD hold time to WCLK: the amount of time the Write DATA must be stable after

the active edge of the Write CLOCK

WE setup time to WCLK: the amount of time the Write ENABLE must be stable

before the active edge of the Write CLOCK

WE hold time to WCLK: the amount of time the Write ENABLE must be stable after

the active edge of the Write CLOCK

WCLK to RD (WA=RA): the amount of time between the active Write CLOCK edge

and the moment when the data is available at RD

Value

Min

0.675 ns

0 ns

0.654 ns

0 ns

0.623 ns

0 ns

-

[9:0]

[17:0]

[1:0]

WA

RE

WD

WE

WCL K

RCLK

[9:0]

RA

[17:0]

RD

MOD E

ASYNCRD

RAM Module

Figure 12: RAM Module

© 2003 QuickLogic Corporation

•

www.quicklogic.com

•

•

21

•

•

•

Share Link: