ST72334J4B7(2003) View Datasheet(PDF) - STMicroelectronics
Part Name
Description
Manufacturer
ST72334J4B7
(Rev.:2003)
(Rev.:2003)
STMicroelectronics
ST72334J4B7 Datasheet PDF : 153 Pages
| |||
ST72334J/N, ST72314J/N, ST72124J
16.8 I/O PORT PIN CHARACTERISTICS
16.8.1 General Characteristics
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ 1)
Max
VIL
VIH
Vhys
Input low level voltage 2)
Input high level voltage 2)
Schmitt trigger voltage hysteresis 3)
0.7xVDD
400
IL
Input leakage current
IS
Static current consumption 4)
VSS≤VIN≤VDD
Floating input mode
RPU Weak pull-up equivalent resistor 5) VIN=VSS
VDD=5V
VDD=3.3V
62
170
120
200
CIO I/O pin capacitance
5
tf(IO)out Output high to low level fall time 6) CL=50pF
25
tr(IO)out Output low to high level rise time 6) Between 10% and 90%
25
tw(IT)in External interrupt pulse time 7)
1
0.3xVDD
±1
200
250
300
Unit
V
mV
µA
kΩ
pF
ns
tCPU
Figure 82. Two typical Applications with unused I/O Pin
VDD
10kΩ
ST72XXX
UNUSED I/O PORT
10kΩ
UNUSED I/O PORT
ST72XXX
Figure 83. Typical IPU vs. VDD with VIN=VSS
Ipu [µA]
70
60
50
Ta=-40°C
Ta=25°C
Ta=85°C
Ta=125°C
40
30
20
10
0
3.2
3.5
4
4.5
5
5.5
Vdd [V]
Notes:
1. Unless otherwise specified, typical data are based on TA=25°C and VDD=5V.
2. Data based on characterization results, not tested in production.
3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.
4. Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for
example or an external pull-up or pull-down resistor (see Figure 82). Data based on design simulation and/or technology
characteristics, not tested in production.
5. The RPU pull-up equivalent resistor is based on a resistive transistor (corresponding IPU current characteristics de-
scribed in Figure 83). This data is based on characterization results, tested in production at VDD max.
6. Data based on characterization results, not tested in production.
7. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external
interrupt source.
128/153
Share Link: 