DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

STLC5464 View Datasheet(PDF) - STMicroelectronics

Part Name
Description
Manufacturer
STLC5464 Datasheet PDF : 83 Pages
First Prev 71 72 73 74 75 76 77 78 79 80 Next Last
STLC5464
VIII - INTERNAL REGISTERS (continued)
PRIORITY 5 is the last priority for DRAM Refresh if validated. DRAM Refresh obtains PRIORITY 0 (the
first priority) automatically when the first half cycle is spend without access to memory.
After reset (E400)H, the Rx DMA Controller has the PRIORITY 1
the Microprocessor has the PRIORITY 2
the Tx DMA Controller has the PRIORITY 3
the Interrupt Controller has the PRIORITY 4
the DRAM Refresh has the PRIORITY 5
VIII.27 - Initiate Block Address Register - IBAR (34)H
bit15
bit8 bit7
bit 0
A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8
After reset (0000)H
A8/23 : Address bits. These 16 bits are the segment address bits of the Initiate Block (A8 to A23 for the
external memory).The offset is zero (A0 to A7 =”0”).
The Initiate Block Address (IBA) is :
23
87
0
A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10 A9 A8 0 0 0 0 0 0 0 0
The 23 more significant bits define one of 8 Megawords. (One word comprises two bytes.)
The least significant bit defines one of two bytes when the microprocessor selects one byte.
VIII.28 - Interrupt Queue Size Register - IQSR (36)H
bit15
bit8 bit7
bit 0
r
e
s
e
r
v
e
d HS2 HS1 HS0 MS2 MS1 MS0 CS1 CS0
After reset (0000)H
CS0/1 : Command/Indicate Interrupt Queue Size
These two bits define the size of Command/Indicate Interrupt Queue in external memory.
The location is IBA + 256 + HDLC Queue size + Monitor Channel Queue Size (see The Initiate
Block Address (IBA)).
MS0/2 : Monitor Channel Interrupt Queue Size
These three bits define the size of Monitor Channel Interrupt Queue in external memory.
The location is IBA + 256 + HDLC Queue size.
HS0/2 : HDLC Interrupt Queue Size
These three bits define the size of HDLC status Interrupt Queue in external memory for each
channel.
The location is IBA+256 (see The Initiate Block Address (IBA))
HS2 HS1 HS0
HDLC
Queue Size
MS2 MS1 MS0
MON
Queue Size
CS1 CS0
C/I
Queue Size
000
001
010
011
100
128 words
256 words
384 words
512 words
640 words
000
001
010
011
100
128 words
256 words
384 words
512 words
640 words
00
01
10
11
64 words
128 words
192 words
256 words
101
768 words
101
768 words
110
896 words
110
896 words
1
1
1
1024 words
1
1
1
1024 words
72/83

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]