DHQ1ECCSECETS1SR1WH View Datasheet(PDF) - Intel
Part Name
Description
Manufacturer
DHQ1ECCSECETS1SR1WH Datasheet PDF : 921 Pages
| |||
Intel® Quark SoC X1000—Legacy Bridge
Bit
Default &
Range Access
Description
15:12
0b
RW
Interrupt D Pin Route (INTDPR): Indicates which PIRQ routing used for INTD#.
Legal values are [0x0-0x7] corresponding to PIRQ[A-H]. For example, INTD# will be
routed to PIRQG if this field is set to 0x6.
11:8
0b
RW
Interrupt C Pin Route (INTCPR): Indicates which PIRQ routing used for INTC#. Legal
values are [0x0-0x7] corresponding to PIRQ[A-H]. For example, INTC# will be routed to
PIRQG if this field is set to 0x6.
7:4
0b
RW
Interrupt B Pin Route (INTBPR): Indicates which PIRQ routing used for INTB#. Legal
values are [0x0-0x7] corresponding to PIRQ[A-H]. For example, INTB# will be routed to
PIRQG if this field is set to 0x6.
3:0
0b
RW
Interrupt A Pin Route (INTAPR): Indicates which PIRQ routing used for INTA#. Legal
values are [0x0-0x7] corresponding to PIRQ[A-H]. For example, INTA# will be routed to
PIRQG if this field is set to 0x6.
21.4.1.5 Interrupt Queue Agent 2 (IRQAGENT2)—Offset 3144h
Access Method
Type: Memory Mapped I/O Register
(Size: 16 bits)
IRQAGENT2: [RCBA] + 3144h
RCBA Type: PCI Configuration Register (Size: 32 bits)
RCBA Reference: [B:0, D:31, F:0] + F0h
Default: 0000h
15
12
8
4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
Default &
Range Access
Description
15:8
0b
RO
Reserved (RSV): Reserved.
7:4
0b
RW
Reserved (RSV_RW): Reserved.
3:0
0b
RW
Interrupt A Pin Route (INTAPR): Indicates which PIRQ routing used for INTA#. Legal
values are [0x0-0x7] corresponding to PIRQ[A-H]. For example, INTA# will be routed to
PIRQG if this field is set to 0x6.
21.4.1.6
Interrupt Queue Agent 3 (IRQAGENT3)—Offset 3146h
Access Method
Type: Memory Mapped I/O Register
(Size: 16 bits)
IRQAGENT3: [RCBA] + 3146h
RCBA Type: PCI Configuration Register (Size: 32 bits)
RCBA Reference: [B:0, D:31, F:0] + F0h
Default: 0000h
Intel® Quark SoC X1000
DS
816
October 2013
Document Number: 329676-001US
Share Link: 