DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DHQ1ECCSECETS1SR1WH View Datasheet(PDF) - Intel

Part Name
Description
Manufacturer
DHQ1ECCSECETS1SR1WH
Intel
Intel 
DHQ1ECCSECETS1SR1WH Datasheet PDF : 921 Pages
First Prev 861 862 863 864 865 866 867 868 869 870 Next Last
Legacy Bridge—Intel® Quark SoC X1000
7
4
0
X
X
X
X
X
X
X
X
21.8.4.6
Bit
Default &
Range Access
Description
7: 0
Counter Port (CP): Each counter port address is used to program the 16-bit Count
X
RW
Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is
defined with the Interval Counter Control Register at port 43h. The counter port is also
used to read the current count from the Count Register, and return the status of the
counter programming following a Read Back Command.
Counter 1 Counter Access Port Register (C1AP)—Offset 51h
Access Method
Type: I/O Register
(Size: 8 bits)
C1AP: 51h
7
4
0
X
X
X
X
X
X
X
X
21.8.4.7
Bit
Default &
Range Access
Description
7: 0
Counter Port (CP): Each counter port address is used to program the 16-bit Count
X
RW
Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is
defined with the Interval Counter Control Register at port 43h. The counter port is also
used to read the current count from the Count Register, and return the status of the
counter programming following a Read Back Command.
Counter 2 Counter Access Port Register (C2AP)—Offset 52h
Access Method
Type: I/O Register
(Size: 8 bits)
C2AP: 52h
7
4
0
X
X
X
X
X
X
X
X
21.9
Bit
Range
7: 0
Default &
Access
Description
Counter Port (CP): Each counter port address is used to program the 16-bit Count
X
RW
Register. The order of programming, either LSB only, MSB only, or LSB then MSB, is
defined with the Interval Counter Control Register at port 43h. The counter port is also
used to read the current count from the Count Register, and return the status of the
counter programming following a Read Back Command.
High Precision Event Timer (HPET)
This function provides a set of timers to be used by the operating system for timing
events. One timer block is implemented, containing one counter and three timers.
October 2013
Document Number: 329676-001US
Intel® Quark SoC X1000
DS
865

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]